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Abstract
The gap between abstraction levels in analog design is a major obstacle for advancing analog and
mixed-signal (AMS) design automation and computer-aided design (CAD). Intelligent models for low-
level analog building blocks are needed to bridge the accuracy gap between behavioral and transistor-
level simulations. The models should be able to accurately estimate the characteristics of the analog
block over a large design space. Machine learning (ML) models based on actual silicon have the
capabilities of capturing detailed characteristics of complex designs. In this paper, a ML model called
Artificial Neural Network Metamodels (ANNM) have been explored to capture the highly nonlinear
nature of analog blocks. The application of these intelligent models to multi-objective analog block
optimization is demonstrated. Parameterized behavioral models in Verilog-AMS based on the artificial
neural network metamodels are constructed for efficient system-level design exploration. To the best of
the authors’ knowledge this is the first paper to integrate artificial neural network models in Verilog-
AMS, which is called iVAMS 2.0. To demonstrate the application of iVAMS 2.0, this paper presents
two case studies: an operational amplifier (OP-AMP) and a phase-locked loop (PLL). A biologically-
inspired “firefly optimization algorithm” is applied to an OP-AMP design in the iVAMS 2.0 framework.
The optimization process is sped up by 5580× due to the use of iVAMS with negligible loss in accuracy.
Similarly, for a PLL design, the physical design aware ANNs are trained and used as metamodels to
predict its frequency, locking time, and power. Thorough experimental results demonstrate that only
100 sample points are sufficient for ANNs to predict the output of circuits with 21 design parameters
within 3% accuracy, which improves the accuracy by 56% as compared to polynomial metamodels. A
proposed artificial bee colony (ABC) based algorithm performs optimization over the ANN metamodels
of the PLL. It is observed that the ANN metamodels achieve more accurate results than polynomial
metamodels with shorter optimization time.
Keywords— Machine Learning Models, Artificial Neural Networks (ANN), Intelligent Verilog-AMS,
Metamodeling, System Simulation, Mixed-Signal Design, Behavioral Simulation, Verilog-AMS Modeling,
OP-AMP, Phase-Locked Loop (PLL)
1 Introduction
Competitive time-to-market and design constraints discourage or prohibit the use of slow exhaustive design
space exploration to reach fully optimal performance for complex nano-CMOS mixed-signal designs. The
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trend of integrated circuit (IC) development toward increasing levels of integration has never stopped.
Design automation tools and flows for digital IC systems have followed this trend due to the fact that
digital circuits have higher regularity and high margin for noise and process variations [1, 2]. Thus their
performance can be well controlled throughout different abstraction levels from top to bottom. In contrast,
a hierarchical way to tightly control and predict the performance of analog and mixed-signal (AMS) blocks
at every design phase has not yet been established in industrial practice.
Modern AMS systems are complex and contain numerous nanometer devices. In order to achieve high
performance and high yield, a system must be optimized at both system and circuit levels [3, 4, 5]. For a top-
down design approach, this process starts with designing and optimizing the system with sub-block models
at high levels of abstraction. The specifications for each sub-block that lead to the best system performance
are then obtained. Each sub-block is then designed and optimized toward these specifications. The issue
with this approach is that generating a perfect model, if it is even possible, takes significant effort. Therefore
some characteristics of the sub-blocks are ignored at the high level simulation. This makes the obtained
sub-block specification compliance less reliable. In other words, optimizing the sub-blocks using these
specifications does not guarantee satisfying system performance [6]. Usually numerous design iterations
are required. To make the problem worse, performing time-domain simulations (transient analyses) is an
important step when evaluating an AMS system and this process consumes large amount of computational
time. The parasitics of the physical design of the sub-blocks further aggravate this problem considering the
fact that redoing the layout manually may be necessary.
This work proposes developing a design and optimization methodology that not only can generate
compliant designs but can also complete the whole process in much shorter time, compared to conventional
approaches. Fig. 1 illustrates the potential benefit of using a metamodel-assisted optimization flow compared
to the traditional flow [1, 6, 7]. In the traditional approach, the design time for each iteration is prolonged by
generating, extracting and simulating the physical design. While the metamodel-assisted approach provides
a direct path from the baseline schematic design to the optimized schematic design whose corresponding
physical design performance is expected to equal or better the performance of the design obtained from the
traditional approach.
Figure 1: Design iterations from baseline schematic design to optimal layout design.
Page – 2-of-28
In a hierarchical approach, design information should propagate seamlessly between abstraction levels.
A critical part of this approach is efficient and accurate surrogate models for low-level AMS building blocks
[8]. When a design variable value, such as the size of a transistor, changes in the building block, this
model should capture the resultant changes of the block characteristics immediately and pass them to higher
levels. This model should also allow a system-level algorithm to fine tune its local design variable values
to optimize the overall system performance. We propose the following requirements for such a model for
blocks of mixed-signal systems [9, 10]:
1. The model should be capable of modeling the building block performance metrics for fast design
optimization;
2. The model should be able to be used in high-level AMS behavioral simulations;
3. The model should be parameterized so that it can capture the entire response surface of the building
block with reasonable accuracy over a large design space;
4. The construction and use of such models should only cost a small portion of an analog designer’s time
and the CPU time required for this process should be moderate.
The last requirement reflects the fact that the designer’s time is more valuable than CPU time [11]. While
our aim is to minimize the CPU time, minimizing the burden imposed on the designer has higher priority.
With the aforementioned considerations, we propose an intelligent metamodel integrated Verilog-AMS
(iVAMS) module for analog blocks. iVAMS aims at closing the gap between abstraction levels in analog
design which is currently regarded as the “number one” requirement for advancing AMS design automation
[12]. We introduced iVAMS 1.0 [13] that integrated simple polynomial metamodels to accurate and fast
optimization. This article discusses iVAMS 2.0 which integrates machine learning (ML) metamodels in
Verilog-AMS for fast and accurate design optimization of large AMS-SoCs.
The rest of this paper is organized as follows: Section 2 lists the contributions of this paper. Section 3
presents the concept of iVAMS. Section 4 discusses related research. Section 5 uses a 90nm OP-AMP as a
case study to demonstrate the generation and use of iVAMS for an analog block. Section 4 discusses related
research. Section 6 uses a 180nm PLL as a case study to demonstrate the generation and use of iVAMS for
an AMS block. Section 7 concludes this paper and discusses future research.
2 Contributions of this Paper
The overall contribution of this paper is to enable system-level or behavioral modeling with circuit-level
intelligent artificial neural network (ANN) metamodels such that the gap between system-level speed and
circuit-level accuracy is bridged.
The novel contributions of this paper to the state-of-the-art can be summarized as follows:
1. The concept of intelligent-metamodel integrated Verilog-AMS (iVAMS);
2. Schematic design of a 90nm CMS based OP-AMP;
3. Intelligent metamodel generation with neural networks;
4. A biologically-inspired firefly based algorithm for multi-objective OP-AMP optimization using
iVAMS;
5. Construction of a neural network integrated parameterized OP-AMP behavioral model in Verilog-
AMS.
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6. The paper combines an artificial bee colony (ABC) optimization algorithm (which is a swarm
intelligence type of evolutionary computation) and ANN based metamodeling for fast and accurate
nano-CMOS mixed-signal design exploration.
7. A non-polynomial metamodel based design optimization flow for analog/mixed-signal circuits is
presented. For non-polynomial metamodeling, different architectures of ANNs are considered for
trade-off analysis between speed and accuracy.
8. As a practical demonstration of the use of the non-polynomial ANN metamodels, a physical design
optimization of a 180 nm CMOS PLL is undertaken.
9. A biologically inspired tool, the ABC algorithm is used for optimization of the PLL physical design
that uses the metamodels instead of the actual circuit (i.e. the parasitic aware netlist).
10. It is demonstrated that the ANN metamodel assisted optimization is faster and more accurate
compared to the polynomial metamodel.
Metamodeling based design flows are investigated as approaches to reduce design cycle time [4, 14].
In this paper, the proposed non-polynomial metamodeling design flow speeds up the design process by
creating accurate metamodels and uses them for optimization as surrogates of the actual design models.
Metamodeling is used in a variety of different fields to predict the values of time consuming or expensive
processes [15]. Creation of the metamodel starts by sampling the design space and then using mathematical
approaches to create formula(e) for output prediction. For circuits, the simulation is performed using analog
circuit simulators such as SPICE. There are different approaches to generating the predictive formula(e).
Polynomial least square regression is the most common and widely used [16]. Its simplicity is very attractive,
but it is not efficient for very high dimensional circuits (many parameters) due to the number of required
coefficients. To improve polynomial regression models, spline based functions can be used. But they also
have the same limitations as regular polynomials for high dimensional data sets.
3 Proposed Intelligent Verilog-AMS (iVAMS)
3.1 The iVAMS Concept
Simulation is an essential part of design verification and optimization. This abstraction level is critical since
it is the immediate level above the transistor-level netlist and thus determines the accuracy and runtime of the
system verification/optimization. In the simulation process, parameterized behavioral models for the analog
blocks are necessary. Simulating an entire AMS system with transistor-level netlists, though very accurate,
is formidable. A common solution is to simulate the AMS system at the behavioral level. Parameterized
behavioral models share the same design variables as the transistor-level design. When the values of the
design variables change, the values of the circuit parameters for the behavioral model change accordingly.
Thus the impact of the transistor-level design changes on the behavioral level are captured. iVAMS provides
such Verilog-AMS modules, as shown in Fig. 2 [13].
iVAMS is based on a set of artificial neural network (ANN) metamodels. The metamodels are sample-
based and fall into two categories: the performance metric metamodel (PMM) and the circuit parameter
metamodel (CPM). Given an analog block, PMMs estimate its performance for any point in the design
space. No actual circuit simulation is required in this estimation process. Thus, PMMs provide an ultra-
fast way to explore the design space of the analog block. CPMs, on the other hand, estimate the circuit
parameters required to construct a macromodel (not a metamodel) for the analog block. By integrating the
CPMs into a macromodel and describing them in Verilog-AMS, a parameterized behavioral model, called
meta-macromodel, can be obtained. A macromodel is usually a white-box or grey-box model [17] that
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Figure 2: The concept of the proposed iVAMS [13].
retains certain physical information of the analog block’s structure [18, 19, 20]. A metamodel is a black-
box model that describes the analog block using mathematical algorithms, without explicitly carrying any
physical information about it [21, 22]. Constructing a macromodel for an analog block requires physical
insight and consumes a great portion of the designer’s time. Constructing a metamodel requires sampling
the design space, which consumes CPU time. Meta-macromodeling selects a suitable macromodel and
estimates the required parameters using metamodels. This way a good trade-off is reached. The meta-
macromodel is the core component for exploring the design space of the AMS system. The best (may be
the most accurate or the fastest, depending on the requirement) ANN metamodels need to be selected for
optimization. As a specific objective and constraint optimization, the PLL circuit is characterized for output
frequency, power, and locking time. Similarly other characteristics can be chosen for other circuits such as
operational amplifiers (OP-AMP) and analog-to-digital converters (ADC). A separate metamodel is created
for each Figure-of-Merit (FoM) from the same sample set. Each single simulation calculates all FoMs so
the number of simulations that are needed does not depend on the number of the metamodels that need to
be created.
Artificial Neural Networks (ANNs) provide an alternative for creating very high dimensional models
[23]. For a limited amount of simulations, the ANN preforms almost equally well for any number of
parameters. Multi-layer networks are trained in parallel for every input by adjusting the corresponding
weights for non-linear and linear functions. Once the network learns and conducts final adjustments for
weights of the internal functions, it is able to predict the values with only the number of parameters times
the number of layer functions in the model. This makes ANNs very robust. Finding the right architecture
for a neural network usually requires some experimentation. This work analyzes different ANN structures
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and internal functions and applies generated metamodels for further multi-objective optimization algorithms
to receive the optimal parameter values. The data to create the ANN are directly generated by SPICE. Once
the ANN is generated, it can predict the output value very fast, due to its low complexity and simplicity.
Hence, the prediction is orders of magnitude faster than SPICE.
3.2 iVAMS 2.0 Generation
Given an analog block, the goal of iVAMS generation is to obtain the artificial neural network metamodels
(PMMs and CPMs) and the meta-macromodel integrated Verilog-AMS module. The iVAMS generation
flow is shown in Fig. 3. The process starts with determining the design variable ranges and the number
of simulation samples. By sampling the analog block design space with transistor-level simulations, a
number of design variable samples and samples of the circuit’s responses of interest are obtained. Using
these samples, neural networks with the selected architecture are then trained to accurately model the circuit
responses. If the accuracy is insufficient, the designer can adjust the neural network architecture and/or add
additional samples.
Once the artificial neural network metamodels with sufficient accuracy are obtained, the generated
PMMs can be used in optimizing the analog block. In order to generate a meta-macromodel for the
analog block in Verilog-AMS, a macromodel architecture is selected and implemented in Verilog-AMS.
The computation of the circuit parameters for the macromodel is done using CPMs and is embedded in the
initial block of the Verilog-AMS module.
Artificial neural network models are composed of a mass of fairly simple computational elements and
rich interconnections between the elements. The ANN generation flow is shown in Figure 4. A training
data set is generated using Latin Hyper-Cube Sampling (LHS) and the results are used for ANN training.
The verification is conducted using a verification data set that is roughly 30% the size of the training data
set and is generated also using LHS. It is important that the training and verification data sets are distinct.
Otherwise the performance of the ANN will be artificially inflated. Statistical fitting data is collected from
both training and verification data. The best configuration metamodel is selected based on the statistical
data, as discussed further in this Section.
ANNs operate in a parallel and distributed fashion which may resemble biological neural networks.
Most ANNs have some sort of “training” rule by which the weights of the connections are adjusted on the
basis of presented patterns. They normally have great potential for parallelism, since the computations of
the components are independent of each other. It has been proven in the universal approximation theorem
[24] that a neural network with one hidden layer can estimate any continuous function that maps to real
numbers.
3.2.1 Multilayer Artificial Neural Networks (ANNs)
A multiple layer ANN consists of an input, a with nonlinear activation function in hidden layer, and linear
activation function in the output layer (Fig. 5). Multilayer networks are very flexible and powerful due to
their ability to represent nonlinear as well as linear functions. The multilayer ANN needs to have at least
one non-linear function, otherwise a composition of linear functions becomes just another linear function.
The two common nonlinear activation functions that are usually used for the hidden layer are [1]:
bj (vj) =
(
1
1 + e−λvj
)
, or (1)
bj (vj) = tanh(λvj), (2)
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Figure 3: The detailed steps of iVAMS 2.0 generation [9].
where j denotes a neuron in the hidden layer, bj and vj are its input and output, respectively, and λ is the
neuron transfer function steepness. The predicted output is given by:
yˆ =
d∑
j=1
βjbj(vj) + β0, (3)
where βj is the weight in the output due to neuron j, d is the number of neurons in the hidden layer and β0
a constant. On the other hand, a linear layer function has the following format:
vi =
s∑
i=1
wjixi + wj0, (4)
where wji is the weight connection between the jth component in the hidden layer and the ith component of
the input and wj0 is a constant bias. The ANN training is performed to minimize the least square criterion:
E =
n∑
k=1
(yk − yˆk)2, (5)
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Figure 4: Flow for generating machine learning (artificial neural network or ANN) metamodel.
where yk and yˆk are the actual and predicted responses, respectively, at the k-th training point (of n).
3.2.2 Radial Neural Networks
Radial neural networks are also two-layer networks. The first layer has radial base neurons, and calculates its
weighted inputs with distance and its net input with a radial function. The second layer has linear neurons,
and calculates its weighted input with a dot product function and its net inputs by combining its weighted
inputs and biases. Both layers have biases. The radial network mathematical model is as follows:
y =
N∑
i=1
aiρ (‖ x− ci ‖), (6)
where ci is the center vector of neuron i, x is the prediction point, ρ is the neuron’s transfer function and ai
are the weighs of the linear neuron. ‖ x− ci ‖ is the Euclidean distance between x and ci.
Initially the radial basis layer has no neurons. The following steps are repeated until the network’s mean
squared error falls below the desired goal. The network is simulated. The input vector with the greatest error
is found. A radial basis neuron is added with weights equal to that vector. The linear layer weights are then
recalculated to minimize the error.
Each neuron in the radial basis layer will output a value according to how close the input vector is to
each neuron’s weight vector. Thus, radial basis neurons with weight vectors quite different from the input
vector have will have outputs near to zero. These small outputs have only a negligible effect on the linear
output neurons.
In contrast, a radial basis neuron with a weight vector close to the input vector produces a value near 1.
If a neuron has an output of 1 its output weights in the second layer pass their values to the linear neurons
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Figure 5: Feed forward ANN architecture. N input parameters x using weights for the interface between
the hidden (W1) and local layers (W2) functions to produce the output responses yˆj .
in the second layer.
3.3 Standardizing or Normalizing Data during ML model generation
The data set is generated from the RLCK parasitic aware netlist simulations. It include parasitic resistance
(R), parasitic capacitances (C), parasitic self-inductances (L) as well as coupling inductances (K). The
input data set is the same for every metamodel and is generated using LHS. LHS supports any amount
of planes and is proven to work better than Monte Carlo due to the more even distribution of points while
still incorporating the random factor that helps to detect nonlinearity. LHS divides each plane (parameter)
into Latin squares and randomly picks a point from each square. An output is generated for each run from
SPICE simulations saving each needed value to its own data set. Hence, each metamodel has its own target
data set. This paper targets ANNs that have a single output with multiple inputs.
The validation and test data must be standardized or normalized using the statistics computed from the
training data. It is desirable to either normalize or standardize the input data as the input dataset typically
has a large dynamic range. If not, the training of higher values can outweigh the lower values and the ANN
will not train properly. In this paper, 2 commonly used methods are applied to standardize the data:
1. Normalizing to mean (µ) 0 and standard deviation (σ) 1.
2. Standardizing to midrange 0 and range 2 (from -1 to 1).
3.4 ANN Metamodel Selection Criteria
There may be numerous metamodels created from the same sampled set. The Root Mean Square Error
(RMSE) and correlation coefficient R2 are common metrics used for goodness of fit. The RMSE is derived
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from the sum of square errors (SSE):
RMSE =
√
1
N
SSE (7)
=
√√√√ 1
N
N∑
k=1
(y(xk)− yˆ(xk))2, (8)
where y are the actual simulation result values and yˆ are the results of the metamodel at the same location as
the simulation point. R2 is the coefficient of determination, which predicts the probability of a future result
to be predicted by the model and is also used to verify the model accuracy.
The created model may fit perfectly to the training data set but may not qualify as a good model to
represent the output for the given process at other points. For this reason, the verification data set is created
so that the points are at different locations than the original sample. It is a good idea not to use the verification
set for training, since it will defeat the purpose of testing the metamodel on totally unbiased points. If the
verification RMSE and R2 values do not differ very much from the training values, then the model has been
trained correctly, otherwise it has not.
3.5 Resolving Over-fitting in iVAMS 2.0
An ML model (including ANN or deep neural network (DNN)) is over-fitted or inflated if the accuracy of
the DNN model is better than the training dataset [25]. In other words, the ANN/DNN architecture may
be more complex than it is required for a specific problem. Different solutions such as the use of different
datasets and reduction of the complexity of the ANN/DNN can be deployed. In ML modeling, over-fitting
is the phenomenon where the ANN becomes worse instead of improving after a certain point during training
when it is trained to as low errors as possible [26]. This is because excessive training or a large amount of
neurons in the hidden layer may make the network memorize the training patterns and stop adjusting the
weights. There are several methods to avoid over-fitting. One method is regularization which tries to limit
the complexity of the network such that it is unable to learn peculiarities. Another method is early stopping
which aims to stop training at the point of optimal generalization.
4 Comparative Perspective with Prior Research
The current literature is rich in research attempting to speed up the design process of complex AMS circuits.
Design space exploration approaches from high level descriptions of analog circuits are given in [27].
Posynomial modeling (a posynomial is a special type of polynomial [28]) for gate sizing is presented in [29].
A layout-aware modeling approach for analog synthesis is given in [30]. A single manual design iteration
design flow is proposed in [31] for fast design optimization of VCOs. In [32], an ABC algorithm is used to
determine the different parameters of a Schottky barrier diode. In [33], the ABC optimization algorithm
is investigated considering the transient performance of a CMOS inverter circuit. Swarm intelligence
algorithms including ABC and particle swarm optimization as well as differential evolution and its variant
techniques are used for analog circuit optimization using a CMOS Miller operational transconductance
amplifier in [34].
The following are selected research works that have applied ANNs in VLSI design. In [35], the author
shows that ANNs can be used for circuit analysis. In [36], the authors introduce the creation of ANNs
for estimating the output of operational amplifiers from a high level perspective which does not account
for parasitics. In [37], optimal and Hopfield binary ANNs are used for testing stuck-at-fault and delay
faults in digital circuits. In [38], ANNs are trained on multi-dimensional mapping between geometrical
variables and the values of independent circuit elements to predict the electromagnetic behavior of vias. In
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[39], the authors propose to speed up simulations by replacing repeated simulation data such as polynomial
and look up models with well trained ANNs. In [40], a Hopfield ANN model is used to represent digital
circuit behavior. In [41], a feed-forward dynamic neural network model is developed for amplifier and
mixer circuits directly from input-output large-signal measurements, without having to rely on the internal
details of the circuit. In [42], ANNs are used for electromagnetic susceptibility analysis and optimization of
electronic devices.
The iVAMS proposed in this work is built upon neural network metamodels. These intelligent
surrogate models facilitate fast block-level OP-AMP optimization and accurate parameterized behavioral
modeling which enables efficient system-level design exploration. Modeling nano-CMOS AMS circuits
using metamodeling techniques is becoming popular [16]. Metamodeling OP-AMP performance metrics
using neural networks was studied in [43] for their capability of capturing the highly nonlinear nature of
analog circuits. More recently, the need for efficient system-level design exploration kindled interest on
parameterized macromodeling. In [19], an OP-AMP design space was partitioned and the sub-regions were
approximated with local low-order polynomials to overcome the strong nonlinearity in large design spaces.
In this work, we apply ANN metamodels to OP-AMP parameterized macromodels (meta-macromodels)
to avoid design space partitioning. Moreover, this ANN based meta-macromodel is implemented in Verilog-
AMS for practical behavioral simulations. Using neural networks for behavioral modeling has been explored
in the literature, e.g., [44, 45]. Nevertheless, actual implementation of such neural networks for AMS circuits
in a hardware description language (HDL) has not been presented. From other related research, the closest
one to this work is [46]. However, it implemented a neural network with built-in training algorithm but not
a behavioral model for any common analog circuit. Thus from our discussion, the current contribution of
iVAMS is unique and practical.
5 iVAMS 2.0 Case Study: An Operational Amplifier (OP-AMP)
We apply iVAMS to the fully differential op amp shown in Fig. 6, which is based on a 90nm CMOS process
and a 1-V supply. It consists of a folded-cascode operational transconductance amplifier (OTA), a common-
source (CS) amplifier, and a common-mode feedback (CMFB) circuit. Section 5.1 describes the generation
of artificial neural network metamodels for the OP-AMP along with their accuracy evaluations. Section 5.3
presents a multi-objective OP-AMP optimization using the generated iVAMS PMMs. A meta-macromodel
in Verilog-AMS for the OP-AMP is constructed in Section 5.2 using the iVAMS CPMs.
5.1 OP-AMP iVAMS 2.0 Metamodel Generation
The performance metrics of interest for this OP-AMP are the open-loop DC gain (A0), bandwidth (BW ),
phase margin (PM ), slew rate (SR), and power dissipation (PD). Metamodels for these metrics were
generated for iVAMS block-level optimization. In order to construct a meta-macromodel for system-level
design exploration, metamodels for the circuit parameters used in the macromodel are also required. These
circuit parameters include the transconductance gm, and the positive and negative maximum available
currents Ip and In of the OP-AMP input stage. As a specific example, an ANN architecture with a single
hidden layer is chosen for the metamodels [47].
The input layer, x, is a vector of the OP-AMP design variables which include the bias current and the
transistor widths and lengths. There are thirty transistors in the OP-AMP design. By properly grouping the
transistors, we have sixteen design variables (N = 16). For example, the current mirror devices M1–M4
in Fig. 6 should all have the same size, therefore two variables, instead of eight, are used. In this work, the
hidden layer consists of four neurons (M = 4) with hyperbolic tangent function as the activation function
f1. The output layer is a single neuron employing a linear activation function f2. The model output yˆ is one
of the performance metrics or circuit parameters. W1 is a matrix composed of the weights of the connections
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Figure 6: The schematic of the OP-AMP case study [9].
from the design variables in the input layer to the neurons in the hidden layer. Similarly, W2 is formed by
the weights of the connections from the hidden layer to the output layer. Additional control on each neuron
is through bias bij (i = 1, 2 and j = 1, 2, ...,M ). The artificial neural networks were trained using 500
samples with Bayesian Regulation training. It may be noted that, while different mathematical function
can be be used for metamodeling, an ANN used in the current paper for it Verilog-AMS integration as the
ANN is accurate and capable of modeling complex systems [26]. The number of simulations needed to
generate metamodels is significantly lower than those needed for actual netlist simulation [16]. At the same
time, design exploration over metamodels is significantly faster than the simulations over netlists in SPICE.
Thus, in summary the ANN metamodel integrated Verilog-AMS is ultra-fast while maintaining circuit-level
accuracy.
In order to evaluate the accuracy of the iVAMS metamodels, a verification set consisting of 2000
samples of design variable and circuit response pairs were generated. It may be needed that this sampling
is for verification purposes only and need not be used when iVAMS is used in design flow. The output
yˆ computed by the metamodel is compared with the “true” output y obtained from the transistor-level
simulation. To comparatively assess the proposed iVAMS ANN metamodels, we generated second-order
polynomial (PO) metamodels and compared their accuracy using the coefficient of determination (R2),
relative maximum absolute error (RMAE), root relative square error (RRSE), and root mean square error
(RMSE). RMSE measures the overall error in terms of the unit of the modeled output. RRSE expresses this
overall error relative to the standard deviation of the true output [48]. RMAE assesses the model locally and
finds the maximum relative error [49]. R2 measures the model quality globally with respect to the variance
of the true output. An accurate model should have small RMAE, RRSE, and RMSE. Its R2 value should be
close to 1. The results are listed in Table 1.
The ANN metamodels achieve higher accuracy overall except for A0. For some circuit responses (e.g.,
PM , Ip, and In), the PO metamodels deliver poor accuracy, while the ANN metamodels attain reasonable
accuracy. Another advantage of the ANN metamodels over the PO metamodels is that their accuracy can
be further improved by adding more neurons to the hidden layer, without drastically increasing the model
complexity. All ANN metamodels in this work employ a 4-neuron hidden layer for simplicity. In practice,
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Table 1: Accuracy of The OP-AMP iVAMS Metamodels [9].
Metamodel Accuracy Metric
Output Type R2 RMAE RRSE RMSE
A0
NN 0.959 1.324 0.202 41.93 V/V
PO 0.973 1.044 0.163 33.78 V/V
BW
NN 0.987 0.894 0.116 2.12 kHz
PO 0.986 0.965 0.117 2.14 kHz
PM
NN 0.901 2.161 0.317 4.99o
PO 0.348 4.466 0.807 12.70o
SR
NN 0.989 0.483 0.105 0.292 mV/ns
PO 0.985 0.662 0.119 0.332 mV/ns
PD
NN 0.996 0.523 0.062 8.306 µW
PO 0.980 1.314 0.141 18.817 µW
gm
NN 0.999 0.106 0.018 1.769 µA/V
PO 0.999 0.101 0.021 1.973 µA/V
Ip
NN 0.991 0.675 0.095 0.311 µA
PO 0.729 3.407 0.521 2.506 µA
In
NN 0.994 0.494 0.080 0.261 µA
PO 0.749 3.727 0.501 2.412 µA
adaptively adjusting the hidden layer size is recommended to find the optimal model.
5.2 OP-AMP iVAMS 2.0 Meta-Macromodel Construction
An OP-AMP meta-macromodel can facilitate fast system-level design exploration. Meta-macromodel
construction starts with macromodel selection. Some OP-AMP macromodels that can be used include the
structural model in [18], the linear time-invariant (LTI) model in [19], and the symbolic model in [20]. We
adopted a symbolic model similar to the one in [20] since it not only models the OP-AMP small-signal
behavior but also its large-signal behavior such as slew-rate limitation. This model, combined with the
iVAMS CPMs to form the OP-AMP meta-macromodel, is shown in Fig. 7.
Figure 7: The iVAMS 2.0 OP-AMP meta-macromodel [9].
The two-stage model in Fig. 7 takes into account the slew-rate effect due to the limited maximum avail-
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able positive and negative currents Ip and In. These circuit parameters, together with the transconductance
of the first stage gm and the OP-AMP small-signal function Hˆ(s), are functions of the design variables.
They are estimated using the iVAMS CPMs. These CPMs all have the same ANN architecture. With f1
being a hyperbolic tangent function and f2 being a pure linear function, this architecture can be expressed
mathematically as:
yˆ = b21 +
M∑
j=1
w2,j · tanh
(
b1j +
N∑
i=1
w1,ij · xi
)
, (9)
where w1,ij ∈ W1 and w2,j ∈ W2. Implementing this equation in Verilog-AMS is an essential step of
building the iVAMS meta-macromodel. An example is shown in Algorithm 1. After training the neural
networks for the CPMs, the neural network weights and biases are stored in text files. In the initial
block of the OP-AMP Verilog-AMS module, these weights and biases are read from the files, and the
function nn_metamodel computes the circuit parameter values for the meta-macromodel. The computed
circuit parameter values are used in an analog process in the Verilog-AMS module to realize the model in
Fig. 7. The OP-AMP small-signal function can be described using a function such as laplace_nd.
The quality of the meta-macromodel relies on the accuracy of the CPMs and the suitability of the selected
macromodel. In order to validate the iVAMS meta-macromodel, simulations using the constructed Verilog-
AMS module were compared with those using the SPICE model. The design variable values were set to be
those of the selected optimal design in Section 5.3. The results of the AC analysis are shown in Fig. 8. The
difference seen in the frequency responses can be reduced by adaptively adjusting the neural network hidden
layer sizes instead of using a fixed value. The OP-AMP step response is shown in Fig. 9. The DC behavior
and gain are shown in Fig. 10. These simulations demonstrate that an effective OP-AMP meta-macromodel
has been constructed.
10
0
10
1
10
2
10
3
10
4
10
5
10
6
10
7
10
8
10
9
−40
−20
0
20
40
60
G
ai
n 
(dB
)
10
0
10
1
10
2
10
3
10
4
10
5
10
6
10
7
10
8
10
9
−180
−135
−90
−45
0
Frequency (Hz)
Ph
as
e 
(de
g)
 
 
SPICE
iVAMS
Figure 8: AC analyses of the OP-AMP [9].
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Algorithm 1 Verilog-AMS code for the OP-AMP artificial neural network (ANN) metamodels [9].
function real nn_metamodel;
integer w1, w2, b1, b2, i, j, readfile,...;
real w, b, v, u;
// Read metamodel weights and bias from
// text files w1, w2, b1, and b2.
begin
w1 = $fopen("w1.txt", "r");
w2 = $fopen("w2.txt", "r");
b1 = $fopen("b1.txt", "r");
b2 = $fopen("b2.txt", "r");
v = 0.0;
for (j = 0; j < nl; j = j + 1)
begin
u = 0.0;
for (i = 0; i < size_x; i = i + 1)
begin
readfile = $fscanf(w1, "%e", w);
u = u + w * x[i];
end
readfile = $fscanf(w2, "%e", w);
readfile = $fscanf(b1, "%e", b);
v = v + w * tanh(u + b);
end
readfile = $fscanf(b2, "%e", b);
nn_metamodel = v + b;
$fclose(w1);
$fclose(w2);
$fclose(b1);
$fclose(b2);
end
endfunction
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Figure 9: Transient simulations of the OP-AMP with a step input.
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Figure 10: The DC behavior and gain of the OP-AMP.
5.3 OP-AMP iVAMS 2.0 Multi-objective Optimization
In this section, we demonstrate block-level optimization for the OP-AMP design using the iVAMS PMMs.
Here, the OP-AMP is required to have high slew rate while consuming minimum power. Thus the
optimization problem is to maximize SR and to minimize PD, constrained by the requirements for
A0, BW, and PM. An effective approach to this problem is to find the Pareto front (PF) that consists
of a set of non-dominated solutions for the optimization problem. The designer can then select one design
from this solution set to implement. Metaheuristic algorithms have shown promising results in solving
multi-objective analog circuit optimization problems. For example, a particle swarm optimization (PSO)
was used in [50]; a memetic search based algorithm was used in [51]; and a differential evolution (DE)
based algorithm is used in [52]. In this study, a multi-objective firefly algorithm (MOFA) belonging to
the same category is used. It mimics the behavior of tropic firefly swarms that are attracted toward flies
with higher flash intensity. Preliminary studies show that its performance could surpass existing established
multi-objective algorithms [53]. The iVAMS-assisted OP-AMP MOFA proposed in this work in shown in
Algorithm 2.
The goal of the algorithm is to find K Pareto points that constitute the PF through a predetermined
number of iterations, tmax. The algorithm starts with K randomly generated designs. In each iteration, the
performance of the K OP-AMP designs are estimated using the iVAMS PMMs. If non-dominated designs
are found, move vectors from each current design toward the non-dominated designs will be computed based
on the attractiveness of these designs and the characteristic distance [53]. If no non-dominated designs
are found, a move vector toward a current best design determined by the combined weighted sum of the
objectives, ψ(x), is computed for each current design. ŜR(x) and P̂D(x) are the slew rate and power
dissipation for a design x estimated using the iVMAS PMMs, and are normalized with respect to their own
sample mean and standard variation. The current designs will be moved to new locations within the design
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Algorithm 2 iVAMS-Assisted Firefly based OP-AMP Multi-objective Optimization.
1: Current iteration t← 0;
2: Initialize a vector of K designs X = {x1,x2, ...,xK};
3: while t < tmax do
4: Evaluate OP-AMP performance for all designs in X using iVAMS PMMs;
5: Find non-dominated designs Xnd ⊂ X;
6: for i = 1 to K do
7: if No non-dominated designs are found then
8: Generate random weight w ∈ [0, 1];
9: Find a best design x∗ ∈ X that maximizes ψ(x) = (1− w) · ŜR(x)− w · P̂D(x);
10: Compute a move vector ∆xi for xi toward x∗;
11: else
12: Compute a move vector ∆xi for xi toward Xnd;
13: end if
14: Constraint1 ← A0(xi + ∆xi) > A0min;
15: Constraint2 ← BW (xi + ∆xi) > BWmin;
16: Constraint3 ← PM(xi + ∆xi) > PMmin;
17: if Not all constraints are satisfied then
18: Generate a new move;
19: end if
20: end for
21: Let ∆X = {∆x1,∆x2, ...,∆xK};
22: X← X+ ∆X;
23: t← t+ 1;
24: end while
space using the computed move vectors. The PMMs are then used to check whether the new designs satisfy
the constraints. If not, new moves will be generated. The optimization specifications and an arbitrarily
selected optimal design from the PF of a MOFA optimization are shown in Table 2.
The MOFA has been implemented in MATLAB. Three optimization runs have been performed. The first
run is aimed at finding the true PF. In order to approximate the true PF, K and tmax have to be sufficiently
large. In this run, K = 50 and tmax = 5000 were set experimentally. Although these numbers are large, the
runtime for this optimization is small thanks to the neural network iVAMS PMMs. To compare the iVAMS-
assisted MOFA (iVAMS-MOFA) with the same algorithm using SPICE models (SPICE-MOFA) to evaluate
the OP-AMP performance, we may run a similar optimization. However, running MOFA using SPICE
(SP) models with such large K and tmax would be extremely time consuming. Therefore, we alternatively
decreased there numbers to K = 20 and tmax = 500 and performed two optimization runs to compare the
speed of iVAMS-MOFA and SPICE-MOFA. These three optimizations are summarized in Table 3. It can
be seen that the iVAMS-MOFA is 5580 times faster than the SPICE-MOFA. The PFs generated by the
three optimizations and the arbitrarily selected OP-AMP design are shown in Fig. 11.
6 iVAMS 2.0 Case Study: A Phase-Locked Loop (PLL)
This section presents ML modeling and optimization of a PLL through an ANN-based metamodel [26]. For
non-polynomial metamodeling different architectures of neural networks are considered to perform trade-
off analysis between speed and accuracy. As a practical demonstration of the use of the non-polynomial
neural network metamodels, the physical design optimization of a 180 nm CMOS PLL is undertaken. A
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Table 2: OP-AMP Design Optimization [9].
Selected Optimal Design
Performance Constraint Predicted True
A0 (dB) > 43 56.4 55.7
BW (kHz) > 50 56.8 56.7
PM (degree) > 70 81.9 88.5
Objective
SR (mV/ns) Maximized 5.54 5.49
PD (µW) Minimized 85.11 85.77
Table 3: Comparison of MOFA OP-AMP Optimizations
Optimization # 1 2 3
Model Type ANN ANN SPICE
Number of Pareto Points, K 50 20 20
Number of Iterations, tmax 5000 500 500
Runtime 0.57 h 84.63 s 131.18 h
Normalized Speed – ×5580 1
biologically inspired tool, the ABC algorithm is used for optimization of the PLL physical design that uses
the metamodels instead of the actual circuit (i.e. the parasitic aware netlist). It is demonstrated that the
non-polynomial neural network metamodel assisted optimization is faster and more accurate compared to
the polynomial metamodel.
The phase locked loop (PLL) is a closed feedback loop system which is implemented as shown in Fig.
12. The detailed baseline design of this circuit is discussed in [1, 54]. The physical design is shown in
Fig. 13. A parasitic-aware netlist, including resistance (R), capacitance (C) and inductance (both self and
mutual) (LK) is extracted from the layout. The netlist is then parameterized and used for simulations for the
input data sets for each metamodel. Once the data are received from SPICE simulations, they are processed
by an external tool (Matlab). SPICE simulation results of the circuit are shown in Fig. 14, which shows
the frequency over time plot, with the PLL locking in 24.58 µs. The baseline phase noise diagram in Fig.
15 shows that the circuit has acceptable phase noise, (-163 dBc/Hz at 10 Hz offset). The average power
consumption of the PLL is 9.28 mW.
6.1 PLL iVAMS 2.0 Metamodel Generation
Given that each SPICE simulation for the PLL circuit takes approximately 10 minutes to converge, the
amount of simulation runs are limited. In this work 100 simulations for training and 30 simulations for
verification have been chosen. Different architectures of ANNs are evaluated. For feed-forward networks
two differentiable transfer functions (tanh - tansig, and logarithmic - logsig) are used for the hidden layer. In
addition, the experimental results also consider the difference between raw regular input data in comparison
to normalized and standardized input sets.
The verification data set is also chosen using LHS, but it is ensured that none of the points match the
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Figure 13: Physical design of the PLL with area 525×326 µm [26].
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training set. After the neural network training is completed, the input values for the verification set are fed
into the network and the RMSE value is calculated for the verification set. The R2 values are calculated
for training and verification sets for each combination of the above neural networks. Selected results are
summarized in Tables 4 and 5. The statistics of the best created polynomial functions that were created from
[54] are listed in the last rows of the tables for comparison purposes.
For comparison purposes, the data was fitted into partial polynomial equations. Since the full polynomial
function would result in a very large number of coefficients for 21 variables, partial polynomial functions of
order 1 through 6 are considered. Further, the stepwise regression method is used to filter out the coefficients
that do not contribute to the function’s outcome.
From the data it is observed that neural networks with no standardization of the input data perform
the worst. Even though polynomials show best results without standardization or normalization, this is not
the case for neural networks. Also, it can be concluded that ANNs perform better fitting for this circuit,
mostly because of the non-linear flexibility of the ANNs. The data also demonstrates which architecture and
normalization or standardization should be used, i.e. which has the best performance.
6.2 PLL iVAMS 2.0 based Multi-objective Optimization
The proposed design flow using non-polynomial metamodels is shown in Fig. 16. Once the initial physical
design netlist is parameterized, the design space is sampled using LHS. The ANN is trained from the
sampled data. After the ANN is created and verified for accuracy, the optimization algorithm is applied
to find the optimal parameters. The non-polynomial metamodels are created for each output set of the
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Table 4: Frequency Non-Polynomial Metamodel Comparison of the PLL [26].
Function Data Filtering R2-test R2- verification RMSE Neurons
logsig→purelin none 0.802 0.723 52.74 MHz 4
tansig→purelin none 0.839 0.713 51.24 MHz 3
radial→purelin none 0.020 0.490 81.51 MHz
logsig→purelin minmax 0.917 0.664 48.89 MHz 9
tansig→purelin minmax 0.855 0.699 53.65 MHz 1
radial→purelin minmax 0.844 0.712 50.88 MHz
logsig→purelin meanstd 0.843 0.733 53.60 MHz 1
tansig→purelin meanstd 0.793 0.762 51.64 MHz 5
radial→purelin meanstd 0.848 0.749 48.97 MHz
Data Filtering R2 Order RMSE Number of Coefficients
polynomial none 0.930 4 77.96 MHz 48
Table 5: Locking Time Non-Polynomial Metamodel Comparison of the PLL [26].
Function Data Filtering R2-Test R2-Verification RMSE Neurons
logsig→purelin none 0.828 0.873 1.30 µs 1
tansig→purelin none 0.850 0.723 1.44 µs 9
radial→purelin none 0.078 0.830 2.26 µs
logsig→purelin minmax 0.826 0.870 1.29 µs 1
tansig→purelin minmax 0.839 0.942 1.12 µs 10
radial→purelin minmax 0.931 0.508 1.65 µs
logsig→purelin meanstd 0.826 0.906 1.22 µs 2
tansig→purelin meanstd 0.737 0.939 1.12 µs 3
radial→purelin meanstd 0.963 0.691 1.23 µs
Data Filtering R2 Order RMSE Number of Coefficients
polynomial none 0.877 4 1.91 µs 56
design. Computationally expensive optimization algorithms can be applied using the fast non-polynomial
metamodels as they are ultra fast compared to the actual netlist simulations. The optimized values are then
used to adjust the initial physical layout to create the near optimal design. This design flow only uses two
iterations for the physical design, at the beginning and the end. Overall, the design flow is as accurate as the
parasitic-aware netlist of the circuit but ultra-fast due to the metamodel abstraction, which in turn minimizes
the amount of time the designer needs to spend on the design optimization of the circuit.
The best (may be the most accurate or the fastest, depending on the requirement) non-polynomial
metamodels from the previous section need to be selected for optimization. The optimization algorithm
that is being used is the Artificial Bee Colony algorithm (ABC). ABC is the artificial representation of a bee
colony behavior as bees try to find the best food source [55, 56]. More information about the algorithm in
the context of AMS circuit optimization can be found in our previous research [54]. Many metaheuristic
algorithms are based on the swarm intelligence that can be found in nature. It was observed that in
nature, honey bees are very efficient in finding enriched food sources by splitting tasks and communicating
information amongst themselves. The artificial bee colony algorithm closely represents their behavior.
All the bees in a colony can perform three different tasks: worker, onlooker and scout. The bees work
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Figure 16: Proposed design flow utilizing feed-forward ANN metamodels and the ABC optimization
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independently and only communicate the information when they come back to the nest. When the bee is in
the scout state, it travels to a random location and brings back information of how valuable the food source
is. Bees in the worker state travel to the best known location and their whereabouts to collect food. The bees
in the onlooker state, are located at the nest and based on the information of scout and worker bees decide
to go and forage food or stay back.
This algorithm was found to be effective for use on AMS circuits with metamodels. As a specific
objective and constraint optimization, the PLL circuit is characterized for output frequency, power, and
locking time. A separate metamodel is created for each Figure-of-Merit (FoM) from the same sample set.
Each single simulation calculates all FoMs so the number of simulations that are needed does not depend on
the number of the metamodels that need to be created.
Figure 17 shows the progression of the FoM as the ABC optimization progresses. The frequency
metamodel is used to filter (constrain) the results within 0.05% of the required 2.7 GHz operational locking
frequency of the PLL, which can be used in Multichannel Multipoint Distribution Systems (MMDS).
The constraint narrows down the search criteria for the algorithm. The results of the neural-network
metamodeling are compared with the polynomial metamodeling based approach. Table 6 shows the
optimized values for both polynomial and ANN metamodels.
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Figure 17: Artificial Bee Colony optimization conducted on polynomial and neural network metamodels for
optimizing power and locking time within 0.5% of 2.7 GHz frequency constraint [26].
Table 6: PLL Circuit Characteristics after Optimization [26].
PLL Characteristics Polynomial Metamodeling ANN Metamodeling
Power 3.9 mW 3.9 mW
Locking Time 8.476 µs 3.3147 µs
Frequency 2.6909 GHz 2.7026 GHz
ANNs are reusable and can be used as a system of equations to accurately represent the needed output
and are integrated in Verilog-AMS (to make iVAMS as shown in the previous section). In the case of
complex AMS circuits like PLL, ANNs show on average 56% increase in accuracy of prediction over the
polynomial metamodels that have been generated from the same input data samples. In addition, neural
network prediction, which is on average within 3.2% of SPICE output, is enormously faster than SPICE
simulation and is shown to find better solution during the optimization phase of design. Even though the
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circuit that this paper uses as an example is parameterized with 21 parameters, in future work higher and
more complex circuits that can have hundreds of parameters will be investigated.
7 Conclusion and Future Research
The circuit-level accurate behavioral modeling framework called iVAMS has been presented in this article.
The machine learning based artificial neural network integrated intelligent Verilog-AMS is called iVAMS
2.0 in this article (the predecessor iVAMS 1.0 is polynomial metamodel integrated Intelligent Verilog-
AMS). The creation of an iVAMS module for an OP-AMP and PLL have been discussed. The use of the
iVAMS for block-level optimization has been demonstrated using a novel multi-objective firefly algorithm.
Construction of parameterized behavioral models using iVAMS is also exemplified through an OP-AM case
study. Future research includes enhancing iVAMS 2.0 with yield-estimation capability to address variability
of nanometer circuits. For nanoelectronics design, manufacturing process variation is a key design issue as
it affects device parameters and eventually chip yield. This paper also presented the generation and usage of
ANN metamodels of a PLL. The arificial bee colony algorithm with both non-polynomial and polynomial
metamodels has been used for optimization.
It is a fact that while ML models are attractive options for a variety of modeling applications, the training
time, energy, and computational resource requirements are huge [57, 58]. Thus, speeding up the training
process as well as generating sufficiently complex models that represent the circuits and system behavior
well while execute with minimal resources can be crucial. We intend to present iVAMS 3.0 that will
incorporate a hierarchical modeling approach to speed up ML modeling. The future research of iVAMS
will include metamodeling while accounting for process variations and will model statistical parameters of
the circuits and system characteristics.
In big application domains such as smart cities [59], the large amount of data (aka bigdata) can be
live (e.g. real-time sensors) as well as residing in various locations. However, the silicon data involved
in the hardware design phase while complex, is not necessarily live or distributed. A designer typically
deals with silicon data during or after the end of SPICE simulations, and of one design. Thus, distributed
learning (including federated learning from Google) can have usage for smart city kind applications [60].
However, in the case of silicon bigdata involved in hardware design exploration hierarchical learning may
be more useful to reduce the training time, which translates to reduction in design time and non-recurrent
cost. However, the distributed paradigm for training of silicon data can also be explored to reduce training
time and design cost.
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